Totally Self-Checking FSM Design Based on Multilevel Synthesis Methods and FPGA Implemetation
نویسندگان
چکیده
منابع مشابه
Totally Self-Checking FPGA-based FSM
The paper introduces a new technique for on-line checking of FPGA based Finite State Machines (FSMs). This technique is based on the architecture comprising two portions: a self-checking FSM and a separate totally self-checking (TSC) Sum-OfMinterms (SOM) based checker. Each of these portions is implemented as a combination of an Evolution block and an Execution block. For achieving the TSC prop...
متن کاملSynthesis of ASM-based Self-Checking Controllers
In this paper we present a new technique for on-line checking of FPGA-based sequential devices defined by their algorithmic state machines (ASMs). The technique utilizes specific properties of ASMs for achieving the totally self-checking goal with a low hardware overhead. This technique is based on the architecture that consists of two portions: a self-checking sequential device and a separate ...
متن کاملHighly Reliable Design Based on Tsc Circuits
This paper deals with architecture of highly reliable digital circuits based on totally self checking blocks implemented in FPGAs. A duplex system is used as a basic structure of this reliable design. The whole design implemented in FPGA is divided into individual functional parts. Every part is modified to ensure totally self checking properties, which are calculated using our method of detail...
متن کاملImplementation and Delay Estimation of Concurrent Error Detection Arithmetic Adders Using Hardware Redundancy Based on Dual Rail Encoding
Arithmetic functions are the most used operations in VLSI circuits. So the design of adders with high reliability and speed operation are of major concern in such circuits. This paper presents a methodology for designing totally self-checking Arithmetic adders for VLSI circuits and FPGA implementation using Verilog HDL. It detects the presence of all single stuck-at faults on-line that may occu...
متن کاملCorrect Reuse of Complex Design Units During High Level Synthesis: Veri cation Issues
The paper proposes a new model for veriication and high level synthesis (re)using complex units like co-processors. The model is called FSMC (FSM with Co-processors) and is an extension of the FSMD model (FSM with Data path). The veriication method is based on model checking. It permits to analyze the properties and consistency of the whole system and, particularly, the correct (re)use of desig...
متن کامل